An analysis of the trade-off between spatial and temporal resources for
  measurement-based quantum computation by Miyazaki, Jisho et al.
ar
X
iv
:1
31
0.
40
43
v3
  [
qu
an
t-p
h]
  2
9 S
ep
 20
14
An analysis of the trade-off between spatial and temporal resources for
measurement-based quantum computation
Jisho Miyazaki,1 Michal Hajdusˇek,1, 2 and Mio Murao1, 3
1Department of Physics, Graduate School of Science,
The University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, Japan
2Singapore University of Technology and Design, 20 Dover Drive, Singapore
3Institute for Nano Quantum Information Electronics,
The University of Tokyo, 4-6-1 Komaba, Meguro-ku, Tokyo
(Dated: July 16, 2018)
In measurement-based quantum computation (MBQC), elementary quantum operations can be
more parallelized than the quantum circuit model by employing a larger Hilbert space of graph states
used as the resource. Thus MBQC can be regarded as a method of quantum computation where the
temporal resource described by the depth of quantum operations can be reduced compared to the
quantum circuit model by using the extra spatial resource described by graph states. To analyze
the trade-off relationship of the spatial and temporal resources, we consider a method to obtain
quantum circuit decompositions of general unitary transformations represented by MBQC on graph
states with a certain underlying geometry called generalized flow. We present a method to translate
any MBQC with generalized flow into quantum circuits without extra spatial resource. We also show
an explicit way to unravel acausal gates that appear in the quantum circuit decomposition derived by
a translation method presented in [V. Danos and E. Kashefi, Phys. Rev. A 74, 052310 (2006)] and
that represent an effect of the reduction of the temporal resource in MBQC. Finally, by considering a
way to deterministically simulate these acausal gates, we investigate a general framework to analyze
the trade-off between the spacial and temporal resources for quantum computation.
PACS numbers: 03.67.Lx, 03.67.Ac, 03.65.Ta
I. INTRODUCTION
Measurement-based quantum computation (MBQC)
originally proposed in [1] is a framework for quantum
computation in which unitary transformations are im-
plemented by measuring qubits of multipartite entan-
gled states. The multipartite entangled states used as
resources in MBQC are characterized by graphs specify-
ing to which pairs of qubits entangling operations have
been performed to prepare the state and are called graph
states [2, 3]. The total number of qubits in the graph
state is larger than the number of qubits to which unitary
transformations are applied. The graph state extends the
“work-space” for quantum computation, although the ac-
tion on the work-space is limited to single-qubit opera-
tions (measurements). Thus they can be regarded as a
spatial resource for quantum computation.
In MBQC, the choice of a graph state and measure-
ments, which is referred to as a measurement pattern,
specifies the implemented unitary transformation. The
choice of measurements depends on the outcomes of pre-
vious measurements in order to counter nondeterminis-
tic state transformations caused by these measurements.
Such measurements are called as feed-forward measure-
ments. The temporal order of measurements should be
carefully chosen to guarantee deterministic implementa-
tion of unitary transformations. The quantum depth of
a measurement pattern is determined as the minimum
number of steps required for preparing a graph state and
for performing the feed-forward measurements when any
measurements that are not temporally ordered can be
performed in a single step. Quantum depth of a quantum
circuit which does not include classically controlled oper-
ations depending on measurement outcomes is defined as
the number of elementary gates included in the longest
dependent sequence of gates in that circuit. Thus the
depth can be regarded as a temporal resource for quan-
tum computation.
For several algorithms including the approximate
quantum Fourier transformation [4], it has been shown
that MBQC requires smaller quantum depth than a vari-
ation of the quantum circuit model without classically
controlled operations depending on measurement out-
comes [5, 6]. This advantage of MBQC originates from
the constant-time implementability of any sequence of
Clifford gates [7, 8] due to the extended work-space by us-
ing ancillary qubits of graph states and the feed-forward
measurements. In this case, we can see that the spa-
tial resource (ancillary qubits) is used for reducing the
temporal resource (the quantum depth).
Flow [9] and generalized flow (or gflow for short) [10]
are ordering relations on a graph that guarantee the exis-
tence of a proper ordering of the measurements required
for a deterministic implementation of a unitary trans-
formation by a measurement pattern irrespective of the
choices of measurement angles. If flow or gflow exists
on a graph, it determines the ordering of measurements,
and thus gives an upper bound for the quantum depth of
measurement patterns on the graph. These upper bounds
are called the depth of flow and gflow, respectively. The
depth of gflow on a graph is lower than the depth of flow
on the same graph, since gflow is a generalization of flow.
2There are graphs which have gflow but do not have flow
for the same reason.
Given a quantum circuit decomposition of a unitary
transformation, we can construct a measurement pattern
with depth of flow equal or less than the quantum depth
of the original circuit [9]. This implies that the depth of
flow, and so the depth of gflow, already takes into account
the constant time implementability of Clifford gates.
In order to study how the depth of flow and gflow are
related to the constant time implementability of Clifford
gates, it would be helpful to construct a method to write a
circuit decomposition with no ancillary qubits represent-
ing the same unitary transformation implemented by a
measurement pattern with flow or gflow. Since this com-
pact circuit decomposition does not utilize extra work-
space, it includes sequences of Clifford gates that con-
tribute to the increase of quantum depth of the circuit
but not to the depth of flow and gflow. Thus translations
of a unitary represented by MBQC to that of a quantum
circuit provide a clue for understanding the trade-off re-
lation between the spacial and temporal resources.
To date, there are three methods to translate a mea-
surement pattern into a compact quantum circuit pro-
posed by [9, 11, 12]. In [9], a translation method called
the star pattern transformation (SPT) applicable to mea-
surement patterns on the graph states with flow is pre-
sented. If we ignore the depth for implementing Clifford
gates, the depth of the resulting circuit coincides with
the depth of flow of the original measurement pattern. If
we use the SPT to convert a measurement pattern on a
graph with gflow but without flow into a quantum cir-
cuit, the translation fails and we cannot avoid obtaining
an acausal circuit with ill-defined two qubit gates simul-
taneously acting in two different steps of time. In [11] and
[12] the authors investigated translation methods appli-
cable also for graphs with gflow but no flow. The method
proposed in [11] based on category theory translates any
measurement pattern with gflow into compact circuits
and is applicable to a more general class of measurement
patterns with no gflow. The depth of resulting circuits,
however, is not analyzed and does not necessarily coin-
cide with the depth of gflow even if the depth for imple-
menting sequences of Clifford gates are assumed to be
constant on the circuit.
If acausal gates are allowed to be used in the quantum
circuit model, its computational power can be greatly en-
hanced [13, 14]. Authors of [10] suggest that the acausal
circuits obtained by applying the SPT for measurement
patterns of MBQC may efficiently implement the unitary
transformation represented by the original measurement
pattern. We further expect that, from a viewpoint of the
trade-off between spatial and temporal resources of com-
putation, a measurement pattern with gflow reduces the
quantum depth by deterministically simulating acausal
gates by utilizing the extra work-space.
In this paper, we propose a new method to translate a
measurement pattern on a graph state with gflow into a
compact quantum circuit by generalizing the SPT. Based
on the new translation method, we clarify the relation
between the depth of gflow and constant time imple-
mentability of Clifford gates. We investigate the proper-
ties of graphs with gflow and the entanglement structure
of the graph states defined by these graphs, and construct
the translation method. We show the existence of path
covers on graphs with gflow, which was previously shown
only for graphs with flow [15]. Local unitary transfor-
mations on certain sets of qubits are used for simplifying
the entanglement structure of the graph state.
We also show a relation between the circuit decompo-
sition obtained by our method and the acausal circuits
obtained by directly applying the SPT for measurement
patterns on graph states with gflow but no flow. An op-
eration represented by an acausal two-qubit gate simul-
taneously acting on two different time positions of the
acausal circuit is defined to be consistent with a uni-
tary transformation implemented by the measurement
pattern. Finally we discuss how MBQC compresses the
quantum depth in connection with the acausal circuit
representation.
This paper is organized as follows. In Sec. II, we review
MBQC and the properties of a graph corresponding to a
graph state used as a resource for deterministic MBQC.
We also reformulate the SPT on graphs with flow. In
Sec. III, we show several graph-theoretical properties of
gflow. In Sec. IV, we present the translation method
from a measurement pattern to a quantum circuit using
a transformation of a graph with gflow to a graph with
flow. In Sec. V, the quantum circuit obtained by the
method in the previous section is further transformed to
parallelize non-Clifford gates. In Sec. VI, we introduce
the SPT for graphs with gflow and formally define an
acausal circuit. In Sec. VII, we present another transla-
tion method from a measurement pattern with gflow to a
quantum circuit via an acausal circuit. In Sec. VIII, we
discuss the relation between the acausal circuit and the
compression of quantum depth.
II. PRELIMINARIES
A. Graph and graph states
For a given graph G = (V,E) with the vertex set V
and the edge set E ⊂ {{u, v}|u, v ∈ V, u 6= v}, we choose
a set of input vertices I ⊂ V and a set of output vertices
O ⊂ V , corresponding to the qubits used to encode the
input state and decode the output state respectively. The
triplet (G, I,O) is called an open graph.
If V ′ is a subset of V , V ′C represents the complement
of V ′. We say vertices u and v are connected if {u, v} ∈ E
and denote it by u ∼ v (u ∼G v, for specifying a graph
G). A neighborhood of vertex v on G is a set of vertices
that are connected to v on G, and is denoted by NG(v).
OddG(V0) (EvenG(V0)) represents the odd (even) neigh-
borhood of V0 ⊂ V on G, i.e. the set of vertices that are
connected to the odd (even) number of vertices in V0. For
3example, OddG({u}) is just the neighborhood of vertex u.
V0⊕V1 represents the symmetric difference between ver-
tex sets V0 and V1 defined by V0⊕V1 = (V0∪V1)\(V0∩V1).
Note that Odd(V0 ⊕ V1) = Odd(V0)⊕Odd(V1) [16]. Ver-
tex sets V0 and V1 are said to be linearly independent in
a vertex set V2, when (V0 ⊕ V1) ∩ V2 6= ∅. Similarly, a
set of vertex sets {Vn}n∈Λ is said to be a basis of V ′ if|Λ| = |V ′| and for any subset Γ ⊂ Λ, ⊕n∈Γ Vn ∩ V ′ 6= ∅.
These relations are understood as a linear independence
in the vertex space, where the symmetric difference cor-
responds to F2 addition [16].
The Pauli matrices are denoted by capital letters X,Y
and Z in this paper. The eigenstates of Z (the computa-
tional basis) corresponding to eigenvalues 1 and −1 are
represented by |0〉 and |1〉, respectively. The eigenstates
of X corresponding to eigenvalues 1 and −1 are repre-
sented by |+〉 and |−〉, respectively. We define a gen-
eral controlled-unitary transformation on a set of qubits
specified by a set of indices S ′ where a qubit specified by
index v ∈ S ′ is a controlled qubit and a unitary trans-
formation U is applied on the rest of qubits specified by
a set S := S ′\v only when the controlled qubit is in |1〉,
otherwise no transformation is applied, namely,
CUv;S := |0〉〈0|v ⊗ I+ |1〉〈1|v ⊗U. (1)
If S = {u}, CUv;S is also represented by CUv;u. In
particular, CZv;u and CXv;u are called a CZ-gate and
a CNOT-gate, respectively.
A quantum state corresponding to an open graph is
called an open graph state and is constructed in the fol-
lowing way. First we prepare a qubit system on each
vertex of the graph G. Each qubit is labeled by the in-
dex of the corresponding vertex. All qubits with indices
in IC are prepared in the |+〉 state whereas the qubits
with the indices in I are prepared in a joint input state
|φ〉. Next, CZ-gates are applied to all pairs of qubits cor-
responding to adjacent vertices, namely, the qubits with
indices connected by edges E of G. We denote an unitary
transformation U acting on qubits of the graph states by
U˜ in order to distinguish it from a unitary transforma-
tion acting on logical qubits of the corresponding circuit.
Then an open graph state |G〉φ of an open graph G with
an input state |φ〉I is represented by
|G〉φ = E˜G|φ〉I |+〉IC ,
where
E˜G =
∏
{u,v}∈E
C˜Zu;v
This state is stabilized by K˜v := X˜vZ˜N(v)(v ∈ IC),
namely, K˜v|G〉φ = |G〉φ.
B. Flow
After preparing the open graph state, the unitary
transformation is implemented by performing projective
measurements on each qubit in OC . The measurement
operators are defined by {|±αv〉〈±αv |} where
|±αv〉 :=
(|0〉 ± eiαv |1〉) /√2,
and αv ∈ [0, 2pi) represents the measurement angle de-
pending on the vertex v ∈ OC . If we obtain a measure-
ment result “−” on a qubit, we adjust the measurement
angles of future measurements so that the quantum com-
putation proceeds as if we had obtained the result “+”.
Therefore the unitary transformation implemented by de-
terministic MBQC on an open graph (G, I,O) is propor-
tional to ⊗
u∈OC
〈+αu |E˜G|+〉IC . (2)
The dependency relation of the measurement angles de-
termines the ordering of measurements. Flow [9] is an or-
dering relation guaranteeing deterministic computation,
and is a pair (f,≺) of a function f : OC → IC and a
partial order ≺ satisfying the following conditions
f-1: u ≺ f(u)
f-2: u ∈ N(f(u))
f-3: ∀v ∈ N(f(u)), u = v or u ≺ v.
Graph theoretical properties of flow are analyzed in [15].
A path cover is an important property of a graph with
flow for understanding the correspondence with the cir-
cuit model. It is defined by the following.
Definition II.1 (path cover[15]) Let (G, I,O) be an
open graph. A collection Pf of (possibly trivial) directed
paths in G is a path cover of (G, I,O) if
• each v ∈ V (G) is contained in exactly one path (i.e.
the paths cover G and they are vertex-disjoint);
• each path in Pf is either disjoint from I, or inter-
sects I only at its initial point;
• each path in Pf intersects O only at its final point.
For any open graph with flow, a unique path cover Pf is
defined by
v0 → v1 → ...→ vn ∈ Pf ⇔ vn ∈ O ∧ f(vi) = vi+1 (∀i).
(3)
Note that this definition of a path cover is more restric-
tive compare to the notion commonly used in graph the-
ory where a path cover is a set of disjoint paths on a
directed graph and does not necessarily connect vertices
in I and O [16].
4C. Circuits and measurement patterns with flow
A measurement pattern consists of the open graph
(G, I,O), the ordering of measurements and the mea-
surement angles αv(v ∈ OC) which may depend on the
outcomes of previous measurements. The measurement
pattern determines how to prepare the qubits, how to
entangle them and how to perform measurements.
Star pattern transformation (SPT) is a method [9] (see
also Ref. [17] in this context) to translate a unitary trans-
formation implemented by a measurement pattern with
flow to a circuit decomposition, in such a way that each
measurement in the measurement pattern corresponds to
an elementary gate in the circuit. In this subsection, we
reformulate this method to be easily extendable for mea-
surement patterns with gflow.
The procedure of the SPT is divided into three parts.
(i): We regard each path in Pf as a wire that represents
a Hilbert space of a qubit C2 in the circuit.
The wire in the circuit corresponding to the path includ-
ing vertex v on the graph is also labeled by v. A wire
labeled by a flow image f(v) of a vertex v is identical to
the wire labeled by v.
(ii): We place a J-gate J(αv) defined by
J(αv) :=
1√
2
(
1 e−iαv
1 −e−iαv
)
on wire v if qubit v is measured at an angle αv.
These J-gates must be placed so that J(αu) acts before
J(αv) if u ≺ v on the graph. We sometimes have to
specify not only wires but also the position in the wire
on which a gate acts. This position indicates the timing
when the gate acts on the qubit represented by the wire.
The position between J(αf−1(v)) and J(αv) in the wire v
is labeled by v!. If v is a starting vertex of a path cover,
the label v! represents the position before the gate J(αv)
in the wire v, (see FIG 1.)
(iii): If there is an edge between vertices u and v, we
place CZu!;v!. The ordering of multiple CZ-gates
corresponding to non-path edges incident from the
same vertex is determined by the partial ordering
of the vertices on the other side of the edges corre-
sponding to the CZ-gates.
We define a binary relation ≺p on the positions in the
circuit by
u! ≺p v!⇔ ∃p ∈ Pf s.t. (u→ v) ∈ p (4)
∨ ∃p ∈ Pf , ∃w ∈ N(v)\{u} s.t.(u→ w) ∈ p
(5)
This binary relation can be defined on any circuit cor-
responding to a measurement pattern on a graph with a
path cover. The relation ≺p must be a partial order to
FIG. 1. (color online) (a) An open graph with flow. Circles
and lines represent the vertices and edges, respectively. The
boxed vertices represent inputs and the white vertices are out-
puts by following the notation of MBQC presented in [9]. The
set of dashed edges represents the path cover and the vertex
incident with the edges pointed by arrows is labeled by v. (b)
A quantum circuit corresponding to the open graph given by
(a) obtained by process (ii) of SPT (Sec. IIC). The three
wires correspond to the path cover, and boxes represents the
J-gates. The black box represents a particular J-gate J(αv)
assigned for the vertex labeled by v. The position v! de-
notes a region on the wire between J(αv) and J(αf−1(v)). (c)
A quantum circuit representing the measurement pattern on
the open graph given by (a). The CZ-gates pointed by arrows
correspond to the edges pointed by arrows on the graph.
have a consistent gate sequence. If the path cover Pf is
defined by flow according to Eq.(3), u! ≺p v! ⇔ u ≺ v
holds. There is a consistent gate sequence on any cir-
cuit corresponding to a measurement pattern on a graph
with flow because ≺ is a partial order. Conversely, if an
open graph with a path cover does not have flow, the
binary relation ≺p on the corresponding circuit is not a
partial order, and the gate sequence is not well-defined
as a quantum circuit.
By reversing this method, we obtain a measurement
pattern representation of a unitary transformation from
a circuit representation whose elementary gates are given
by J-gates and CZ-gates [17].
D. gflow
Gflow is defined as follows
Definition II.2 ([10] definition.3) Let (G, I,O) be an
open graph. Let g : Oc → 2Ic be a function on non-output
vertices to the power set of non-input vertices, and ≺ be
a strict partial order on vertices. The pair (g,≺) is a
gflow of the open graph if it satisfies the following three
conditions
g-1: ∀v ∈ g(u), u ≺ v
5FIG. 2. An open graph with gflow but no flow. The input
and output vertices are I = {i1, i2, i3} and O = {o1, o2, o3},
respectively. The last layer V ≺0 with regard to the maximally
delayed gflow is O, and the second last layer V ≺1 is I . The
values of the maximally delayed gflow function g are follow-
ing: g(i1) = {o1, o3}, g(i2) = {o1, o2, o3}, g(o3) = {o1, o2}.
The modified gflow (gV ,≺V ) that satisfies Eqs. (13), (14) is
gV (i1) = g(i1) = {o1, o3}, gV (i2) = g(i1) ⊕ g(i2) = {o2},
gV (i3) = g(i2)⊕ g(i3) = {o3}.
g-2: u ∈ Odd(g(u))
g-3: ∀v ∈ Odd(g(u)), u = v or u ≺ v.
Gflow is a generalization of flow in the sense that g can
take a set of vertices whereas the flow function f can take
only one vertex. There are graphs that have gflow but do
not have flow. In this case, the SPT does not lead a well
defined circuit. For example, an open graph presented in
FIG. 2 has a path cover, so we can define wires of the
circuit for this graph. However we cannot assign all CZ-
gates in a way obeying a well-defined ordering of gates
(FIG. 15(a)).
The strict partial order of gflow induces a temporal
ordering that the sequence of measurements and correc-
tions must follow. Vertices that do not have ordering
between each other are said to be in the same layer.
Definition II.3 (Layers[18]) Let (G,I,O) be an open
graph with gflow (g,≺). Layers V ≺k of this gflow are de-
fined as
V ≺0 ≡ max≺V (G)
V ≺k ≡max≺V (G)\∪i<kV ≺i (k > 0),
where the maximization in terms of the relation ≺ is de-
fined by max≺X ≡ {u ∈ X |∀v ∈ X,¬(u ≺ v)}.
When there are d≺ + 1 layers V
≺
0 , ..., V
≺
d≺
, d≺ is called
depth of the gflow. Measurements of qubits correspond-
ing to the vertices belonging to the same layer can be
performed simultaneously. The depth of the gflow rep-
resents the number of rounds of simultaneous measure-
ments required according to the gflow.
Definition II.4 (delay) A gflow (g,≺) is more delayed
than (g′,≺′) if and only if
∀k, |∪ki=0V ≺i | ≥ |∪ki=0V ≺
′
i | (6)
and there is a number specified by k with which the in-
equality (6) becomes strict.
FIG. 3. (color online) Perfect matching between V ⊂ V ≺1 and
RV ⊂ O (Lemma III.1).
In general, gflow is not unique and so is the depth of
gflow. The gflow with minimal depth on an open graph
is called maximally delayed gflow.
Maximally delayed gflow has the following properties
V ≺0 = O,
V ≺1 = {v ∈ OC |∃Sv ⊂ O,Odd(Sv) ∩OC = {v}}.
These properties are used extensively in our analysis.
III. PATH COVERS FOR GFLOW
In this section we show the existence of path cover
on graphs with gflow. Paths of the path cover will be re-
garded as the wires in the circuit decomposition similarly
to the cases of graphs with flow presented in Sec. II C.
We prove the existence of the path cover by construction.
The first step is to find a matching between the out-
put and the penultimate layer. Following lemmas, which
are similar to the lemmas presented in Section 2.3.2 of
Ref. [19], are used for the proof.
Lemma III.1 Let (G, I,O) be an open graph with gflow,
with its layers {V ≺i }i=0,...,d(V ≺0 = O) defined by max-
imally delayed gflow (g,≺). For all subsets V ⊂ V ≺1 ,
there is a subset RV ⊂ O and a gflow (gV ,≺V ) satisfying
the following four conditions,
R-a: |RV | = |V |,
R-b: {RV ∩ g(v)}v∈V becomes a basis of RV ,
R-c: There is a perfect matching between RV and V , and
the edges of the matching are chosen from real gflow
edges of (gV ,≺V ), where a real gflow edge refers to
the edge (x, y) ∈ E satisfying y ∈ g(x) (FIG.3).
R-d: Odd(gV (v)) ∩ (V ≺1 \V ) = ∅ (∀v ∈ V ).
Proof) The proof is by induction with respect to |V |.
The statement holds for the case of |V | = |{v}| = 1, if we
choose (gV ,≺V ) = (g,≺) and RV to be any vertex {r1}
in g(v). We assume that there exists a subset RV that
satisfies conditions R-a to R-d for any V with |V | ≤ m.
Let Vn = {v1, v2, ..., vn} (∀n ≤ m+1). From the assump-
tion, there is a subset RVm ⊂ O that satisfies conditions
6R-a to R-d. We denote the new gflow described in R-c
and R-d by (gVm ,≺Vm). From R-b, there exists a vertex
set Um+1 ⊂ Vm such that
RVm ∩ g(vm+1) = RVm ∩
⊕
v∈Um+1
g(v). (7)
Let us define a subset Om+1 of O by
Om+1 := g(vm+1)⊕
⊕
v∈Um+1
g(v). (8)
By definition, Om+1 ∩ RVm = ∅. We define a function
gVm+1 : O
C → 2IC by
gVm+1(v) :=
{
Om+1 for v = vm+1
gVm(v) otherwise.
(9)
For any n ≤ m+ 1,
Odd(gVm+1(vn))\O = Odd(On)\O
= (Odd(g(vn))\O) ⊕
⊕
v∈Un
Odd(g(v))\O
= {vn} ⊕
⊕
v∈Un
{v}
= {vn} ∪ Un
holds. For the case n = m+1, vm+1 ∈ Odd(gVm+1(vm+1))
implies the existence of odd number of edges between
vm+1 and gVm+1(vm+1). We choose a vertex rm+1(∼
vm+1) from gVm+1(vm+1) for the matching with vm+1.
This vertex is not included in RVm becauseOm+1∩RVm =
∅. For later use, we define a function h on the vertices
inductively by
h(vm+1) = rm+1. (10)
The domain of this function becomes OC after the induc-
tion is finished.
Now we have to define a partial ordering ≺Vm+1 for
function gVm+1 . Because Odd(gVm+1(vm+1))\O = vm+1∪
Um+1, vm+1 ≺Vm+1 Um+1 must hold. This is allowed if
vm+1 /∈ Odd(gVm(v)) for any vertex v ∈ Um+1, which is
guaranteed by the assumption R-d. Thus gVm+1 and the
ordering inductively defined by
v ≺Vm+1 u⇔ (v = vm+1 ∧ u ∈ Um+1 ∪O) ∨ (v ≺Vm u)
(11)
is a gflow on the open graph (G, I,O).
Now we define
RVm+1 := RVm ∪ {rm+1}. (12)
The gflow (gVm+1 ,≺Vm+1) and RVm+1 satisfyR-c because
vm+1 is connected to rm+1 ∈ Om+1\RVm ⊂ O\RVm and
rm+1 ∈ Om+1 = gVm+1(vm+1). The condition R-d fol-
lows from the definition of (gVm+1 ,≺Vm+1).
It remains to show R-b since R-a is trivial. By as-
sumption, {RVm ∩ g(v)}v∈Vm is the basis of RVm . This
implies that a union of {RVm+1∩g(v)}i∈Vm and {rm+1} =
FIG. 4. (color online) Removing R from O (Lemma III.3).
RVm+1 ∩ gVm+1(vm+1) forms the basis of RVm+1 . Then
from the definition of gVm+1(vm+1), {RVm+1∩g(v)}v∈Vm+1
becomes the basis of RVm+1 .
Thus the statement of the lemma holds for |V | = m+1,
which concludes the proof.
We give a particular name to the gflow constructed by
this lemma for convenience.
Definition III.2 (matching gflow) If V = V ≺1 =
{v1, v2, ..., vl} (l = |V ≺1 |), we call the gflow (gVl ,≺Vl) con-
structed inductively by Eqs. (7),(8),(9),(12) and (11) a
matching gflow of (G, I,O), and denote it by (gV ,≺V ).
We call the function h : V ≺1 → O defined by Eq. (10) a
successor function of (gV ,≺V ).
Lemma III.1 guarantees the existence of a matching
between V ≺1 and a suitable subsetRV ofO. The following
lemma helps to find the matching between other layers
by reducing RV .
Lemma III.3 Let (G, I,O) be an open graph with gflow,
with its layers {V ≺i }i=0,...,d(V ≺0 = O) defined by maxi-
mally delayed gflow (g,≺). If the subset R ⊂ O satisfies
R-a and R-b of Lemma III.1 with V = V ≺1 , then a new
open graph (G\R, I\R, V ≺1 ∪ (O\R)) has maximally de-
layed gflow with the same ordering ≺.
Proof) We define a reduced open graph (G′, I ′, O′) =
(G\R, I\R, V ≺1 ∪ (O\R)), and construct a gflow on this
open graph. Because {R ∩ g(v)}v∈V ≺
1
is a basis of R, for
all v ∈ V (G′)\O′, there is a subset Vv ⊂ V ≺1 such that
g(v) ∩R =
⊕
u∈Vv
g(u) ∩R.
We define a new gflow function g′ : Oc → 2Ic by
g′(v) := g(v)\R⊕
⊕
u∈Vv
g(u)\R.
It can be checked that v ≺ w (∀w ∈ g′(v)) holds for the
original partial order of gflow (g,≺), due to ⊕u∈Vvg(u) ⊂
O. The following calculation shows that v ≺ w (∀w ∈
7Odd(g′(v))) also holds.
OddG′(g
′(v))
= OddG
(
g(v)\R⊕
⊕
u∈Vv
g(u)\R
)
\R
= OddG
(
g(v)\R⊕
⊕
u∈Vv
((g(u) ∩R)⊕ g(u))
)
\R
= OddG
(
g(v)\R⊕ (g(u) ∩R)⊕
⊕
u∈Vv
g(u)
)
\R
= OddG
(
g(v)⊕
⊕
u∈Vv
g(u)
)
\R
=
[
OddG (g(v))⊕OddG
(⊕
u∈Vv
g(u)
)]
\R
= v ⊕ Vv ⊕ (subset of O)\R
= v ⊕ (subset of O′).
It remains to show that (g′,≺) is maximally delayed
in G′. Let (gm,≺m) be the maximally delayed gflow of
(G′, I ′, O′), then
V ≺m1
= {v ∈ G′\O′|∃Sv ⊂ O′, OddG′ (Sv)\O′ = {v}}
= {v ∈ G\(O ∪ V ≺1 )|
∃Sv ⊂ (O ∪ V ≺1 )\R,OddG(Sv)\(O ∪ V ≺1 ) = {v}}
⊂ {v ∈ G\(O ∪ V ≺1 )|
∃Sv ⊂ (O ∪ V ≺1 ), OddG(Sv)\(O ∪ V ≺1 ) = {v}}
= V ≺2 .
Since V ≺2 is the first layer in (G
′, I ′, O′) with respect to
(g′,≺), |V ≺2 | ≤ |V ≺m1 | holds. Thus we have V ≺2 = V ≺m1 ,
and we can show the equality of all layers (i.e. identity
of ≺m and ≺) by induction.
If we consecutively apply Lemma III.3 with a subset to
be removed chosen according to Lemma III.1 (by taking
V = V ≺1 ), the resulting set of edges used for the match-
ings forms a path cover.
Theorem III.4 If an open graph (G, I,O) has gflow,
then there exists a path cover. Each edge of the paths
can be chosen from real gflow edges of some gflow on
(G, I,O).
The path cover defined in this way is not necessarily
unique. There is an arbitrariness in choosing the sub-
set R and the matching between R and V ≺1 .
We note that Lemma III.3 solely implies that |V ≺k | ≤|O| for all k, since the number of output vertices is not
changed by the use of Lemma III.3 (i.e. |O′| = |V ≺1 ∪
(O\R)| = |O|). This result implies that the depth of
gflow is upper bounded by |V |/|O|.
FIG. 5. (color online) Properties of the gflow (gV ,≺V ). There
is an edge between vi and h(vi). A gflow image gV (v3) is in
the shaded region (Eq. (13)). OddG′ (gV (vi)) is in the circled
region (Eq. (14)).
IV. TRANSLATION FROM MBQC INTO
QUANTUM CIRCUIT
The path cover we have constructed in Sec. III is used
as a wire of the corresponding circuit decomposition. We
divide the unitary transformation represented by a mea-
surement pattern into a step by step unitary transforma-
tion implemented between each of the layers V ≺i → V ≺i−1.
For simplicity of notation, we define the following two
multi-qubit gates:
CZv;S :=
∏
u∈S
CZv;u
and
CXv;S :=
∏
u∈S
CXv;u.
Lemma IV.1 Let (G, I,O) be an open graph with max-
imally delayed gflow (g,≺). Let us remove all the edges
inside O from G and denote the resulting open graph by
(G′, I, O), namely,∏
{u,v}∈E, u,v∈O
C˜Zu;v|G′〉 = |G〉.
Then the state
C˜Xh(vn);gV (vn)⊕h(vn)...C˜Xh(v1);gV (v1)⊕h(v1)|G′〉
is also an open graph state, where (gV ,≺V ) is a match-
ing gflow of (G, I,O), and h is the successor function of
(gV ,≺V ). This graph does not have any edges between
RV and the outside of V
≺
1 . The subgraph of this graph
consisting of V ≺1 and RV has flow if the input set is V
≺
1
and the output set is RV .
Proof) By construction, the gflow (gV ,≺V ) has the
properties given by
gV (vi) ∈ O\{h(v1), ..., h(vi−1)}, (13)
OddG′ (gV (vi)) ∈ {v1, ..., vi}, (14)
8where OddG′ represents the odd-neighborhood on the
graph G′. Let us denote the set (gV (vi)⊕ h(vi)) ∪
OddG′ (gV (vi)⊕ h(vi)) by W (vi). The open graph state
|G′〉 is a stabilizer state of the operator
K˜(gV (vi)) = X˜gV (vi)⊕h(vi)Z˜OddG′(gV (vi)⊕h(vi)) (15)
= X˜gV (vi)⊕h(vi)Z˜OddG′(gV (vi))⊕NG′(h(vi))
= X˜gV (vi)⊕h(vi)Z˜OddG′(gV (vi))Z˜NG′(h(vi)).
The stabilizer K˜(gV (vi)) is a multi-qubit local uni-
tary transformation acting on the vertices in W (vi).
It follows that the controlled version of the stabilizer
C˜K(gV (vi))h(vi);W (vi) also stabilizes |G′〉 (The proof is
given in Appendix B. If we apply C˜K(gV (vi))h(vi);W (vi)
on |G′〉,
|G′〉 = C˜K(gV (vi))h(vi);W (vi)|G′〉 (16)
= C˜Xh(vi);gV (vi)⊕h(vi)|G′′〉, (17)
where on the graph G′′, all edges incident to h(vi)
are removed by C˜Zh(vi);NG′(h(vi)) and new edges are
created between h(vi) and OddG′ (gV (vi)). The sub-
graph on which C˜K(gV (vj)) acts does not include any
vertices in {h(v1), ..., h(vj)} (Eq. (13)). Therefore all
C˜K(gV (vj))h(vj);W (vj) (∀j > i) are stabilizer operators on
|G′′〉. We define the sequence of open graphs {Gi}i=0,...,n
inductively by
|Gi−1〉 = C˜K(gV (vi))h(vi);W (vi)|Gi−1〉
= C˜Xh(vi);gV (vi)⊕h(vi)|Gi〉, (18)
where G0 := G
′. The open graph state |G′〉 is now rep-
resented as
|G′〉 = C˜Xh(v1);gV (v1)⊕h(v1)|G1〉
= C˜Xh(v1);gV (v1)⊕h(v1)C˜Xh(v2);gV (v2)⊕h(v2)|G2〉
= ...
= C˜Xh(v1);gV (v1)⊕h(v1)...C˜Xh(vn);gV (vn)⊕h(vn)|Gn〉.
(19)
Note that the CNOT-gates act inside the output vertices.
The edges incident from RV to Gn are
h(vi) ∼ v (v ∈ OddG′ (gV (vi)) , ∀i).
Since
NGn(h(vi)) = {v ∈ OddG′ (gV (vi))} = OddG′ (gV (vi)) ,
h turns out to be a flow from V ≺1 to RV with the same
partial order to ≺V on V ≺1 ∪RV .
Now we find the circuit decomposition of the unitary
transformation implemented by the last step V ≺1 → RV .
The map represented by Eq. (2) and implemented by the
FIG. 6. (a) An open graph state. The left two vertices are in-
put qubits and the right two are the outputs. A product of the
Pauli X˜ and two Pauli Z˜ operators described in the figure form
a stabilizer of the graph state. (b) The circuit description of
the same graph state. The four lines from the bottom left to
the top right represent physical qubits on the vertices. (They
are not the wires corresponding to the path cover.) (c) The
equivalent circuit description including a CNOT-gate. (d)
The graph state obtained by applying a CNOT-gate. This
state is equivalent to the graph state represented by (a).
FIG. 7. A typical shape of the graph Gn. A vertex h(vi) is
connected to vertices vj where j ≤ i.
measurement pattern on the graph (G, I,O) is⊗
v∈OC
〈+αv |G〉
=
∏
{u,v}∈E, u,v∈O
C˜Zu;v
⊗
v∈OC
〈+αv |G′〉 (20)
=
∏
{u,v}∈E, u,v∈O
C˜Zu;v (21)
C˜Xr1;gV (v1)⊕r1 ...C˜Xrn;gV (vn)⊕rn
⊗
v∈OC
〈+αv |Gn〉
= U˜O
⊗
v∈OC
〈+αv |Gn〉, (22)
where
U˜O =
∏
{u,v}∈E, u,v∈O
C˜Zu;v
×C˜Xr1;gV (v1)⊕r1 ...C˜Xrn;gV (vn)⊕rn (23)
acts only on the output vertices. By performing the SPT
for flow in the last step from V ≺1 to RV on Gn, the map
9FIG. 8. Circuit identities used for the translation.
FIG. 9. (a) A circuit decomposition obtained by applying
the SPT on the graph represented by FIG. 7. (b) An equiva-
lent circuit decomposition obtained after applying the circuit
identity shown in FIG. 8(a).
given by Eq.(22) becomes
UOUspt
⊗
v∈OC\V ≺
1
〈+αv |G′n〉,
where Uspt is a unitary transformation from the space of
vertices in V ≺1 to those in RV , explicitly given by
Uspt = J(αvn)CZvn;OddG′(gV (vn))J(αvn−1)...
...CZv2;OddG′(gV (v2))J(αv1),
and G′n is a subgraph of Gn on which RV is reduced.
Note that UOUspt is a unitary transformation acting on
the qubits represented by the wires labeled by vertices in
V ≺1 .
The circuit decomposition of the unitary transfor-
mation implemented by the last step V ≺1 → RV is
just UOUspt. From Lemma III.3, the open graph
(G′n, I\RV , V ≺1 ∩(O\RV )) has a maximally delayed gflow
with the partial order ≺. By performing the same ma-
nipulations layer by layer, we obtain a total circuit de-
composition.
V. PARALLELIZING J-GATES
Using the circuit identity presented in FIG. 8(a), Uspt
is transformed into
Uspt =
⊗
i=0,..,n
J(αvi)CXvn;OddG′(gV (vn))...
...CXv2;OddG′(gV (v2)),
which has the parallelized form for J-gates. The total
unitary transformation U implemented by the measure-
ment pattern is now written in the form
U = UOJ0UV ≺
1
J1...UV ≺
d
Jd, (24)
where each UV ≺
k
(k = 0, ..., d)(V ≺0 = O) consists of 2-
qubit Clifford gates and each Ji consists of parallel J-
gates.
The circuit representation of U given by Eq. (24) shows
that the quantum depth calculated by gflow is lower
bounded by the depth calculated by a quantum cir-
cuit model that implements all Clifford gates in constant
number of steps [5]. Each of the UV ≺
k
(k = 0, ..., d)(V ≺0 =
O) is implemented in constant time by this version of
the quantum circuit model. Each unitary transformation
Jk (k = 0, ..., d) is also implemented in constant time, be-
cause all J-gates act on different wires and thus they are
parallelized. Therefore, the total unitary transformation
U represented by Eq. (24) is implemented in c∗d steps by
this quantum circuit model, where c denotes a constant.
In [19], a quantum circuit representing a unitary trans-
formation implemented by a measurement pattern on a
graph with flow is transformed so that the single-qubit
elementary gates are parallelized. Our method is a gen-
eralization of that method for graphs with gflow.
VI. STAR PATTERN TRANSFORMATION FOR
GFLOW
We define a generalization of the SPT on the graph
with gflow but no flow in this section. A straightforward
application of the SPT on a graph with a path cover
but without flow does not lead to a well-defined circuit,
as we have noted in Sec.II C. The restriction that the
target side and the control side of a CZ-gate must act on
the same time slice in the circuit prohibits us to write a
well-defined circuit for gflow.
We formally define an acausal CZ-gate as a two-qubit
gate acting on two time slices in a circuit. We denote such
an acausal CZ-gate by ACCZu!;v!, where the positions u!
and v! on which the gate acts may be in different time
slices. We pose two assumptions on the acausal CZ-gate.
First, if the positions u! and v! are regarded to be in the
same time slice on the circuit, ACCZu!;v! implements the
same map to CZu!;v!. Second, if several acausal CZ-gates
are acting on the same position v!, the map implemented
by these gates does not depend on the ordering of the
acausal CZ-gates. The latter assumption originates from
the commutativity of the CZ-gates acting on the same
physical qubit v on the graph.
We refer to a quantum circuit decomposition composed
of J-gates, CZ-gates, and acausal CZ-gates as an acausal
circuit decomposition [10] (see FIG. 10(c)). The SPT
on the graph with gflow but no flow is defined to be a
procedure to write an acausal circuit representation for a
measurement pattern on the graph. The procedure starts
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FIG. 10. (a) An open graph with gflow but no flow. The
set of dashed edges represents the path cover and a vertex is
labeled by v. (b) A quantum circuit given by process (ii) of
the SPT (Sec. IIC) applied on the graph given by (a). The
two wires correspond to the path cover, and boxes represent
the J-gates. The gate J(αv) is represented by the black box.
The position v! is the region of the wire between J(αv) and
J(αh−1(v)). The position v!! is between J(αv) and J(αh(v)).
(c) A quantum circuit representing a measurement pattern on
the graph given by (a).
from applying the same processes (i) and (ii) presented
for the SPT for flow in Sec. II C. These processes are
applicable because there is a path cover on any graph
with gflow. Positions are also defined similarly. The
position between J(αh−1(v)) and J(αv) in the wire v is
labeled by v!, where h is the successor function. If v is a
starting vertex of the path cover, the label v! represents
the position before the gate J(αv) in wire v. We denote
the position between J(αv) and J(αh(v)) in wire v by
v!!, for later use (see FIG. 10(b)). The procedure ends
with placing acausal CZ-gates in the circuit instead of
the ordinary CZ-gates in the process (iii) presented in
Sec. II C. It is always possible to place ACCZu!;v! for any
pair of positions u! and v!.
VII. TRANSFORMING ACAUSAL CIRCUITS
Although direct application of the SPT on a graph
without flow leads to an acausal circuit, our translation
method presented in Sec. IV and the SPT have two com-
mon aspects. One is the correspondence between a path
cover and a wire of the circuit. Another is the correspon-
dence between each measurement and a J-gate. Since
our method translates a graph with gflow into a well de-
fined circuit, we expect that the acausal circuit obtained
by the SPT should be transformable into a well defined
one by taking a suitable circuit transformation. In this
section, we present this circuit transformation.
FIG. 11. The definition of an acausal CZ-gate. Two an-
cilla qubits are initially prepared in |+〉 states, and are post-
selected to be in the |+〉 state at the final measurements.
We define an acausal CZ-gate using ancilla qubits and
post-selection to be consistent with the unitary trans-
formation implemented by a measurement pattern with
gflow. In [20], an acausal gate is identified with a cir-
cuit simulating the effect of closed timelike curve (CTC)
(see FIG. 12). This circuit including ancilla qubits and
post-selection of the measurement results is proposed by
Bennett and Schumacher [21] and by Svetlichny [22] to
simulate the disordered time effect of CTC by quantum
circuits and is called the BSS-type CTC. In a similar
manner, we define acausal gates by using ancilla qubits
and post-selection.
Lemma VII.1 Consider an acausal circuit obtained by
directly applying the SPT on a graph with gflow. Define
an acausal CZ-gate ACCZu!;v! acting on positions u! and
v! by
ACCZu!;v! :=
〈+|u′〈+|v′CZu!;u′CZu′;v′CZv′;v!|+〉u′ |+〉v′ , (25)
where |+〉u′ and |+〉v′ represent the initial states of the
ancilla qubits, and 〈+|u′ and 〈+|v′ represent a post se-
lected measurement branch for a projective measurement
described by {|±〉i′〈±|} for i = u, v, respectively. We
post-select the measurement result “+”. (See FIG. 11.)
Then the acausal circuit represents a unitary transforma-
tion equivalent to the one implemented by the measure-
ment pattern on the graph.
Proof) Rewriting the acausal CZ-gates according to
Eq. (25) is always possible. This is because all the CZ-
gates appearing in Eq. (25) commute with each other,
and there are no other gates which define an ordering of
gates on the ancilla qubits u′ and v′.
Using the definition of an acausal CZ-gate given by
Eq. (25), the acausal circuit can be transformed into a
well-defined one. The circuit is composed of three parts,
preparation of initial ancilla states, a circuit consisting
of J-gates and CZ-gates, and final measurements. The
circuit in the second part can be transformed to a mea-
surement pattern by performing the inverse transforma-
tion of the SPT [17]. Thus we obtain the corresponding
open graph (G′, I ′, O′) with flow given by
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V (G′) = V (G) ∪{u,v}/∈Ph {u′, v′},
E(G′) = E(G) ∪{u,v}/∈Ph {Euu′Eu′v′Ev′v}
\ ∪{u,v}/∈Ph Euv,
I ′ = I ∪{u,v}/∈Ph {u′, v′},
O′ = O ∪{u,v}/∈Ph {u′, v′},
where Ph is defined by substituting the successor function
h instead of the flow function used in Eq. (3). There
are trivial I-O paths from the newly added vertices to
themselves since they are included both in the input set
and in the the output. The original path cover on the
open graph G and these trivial paths construct a path
cover on the open graph G′. Let us denote the unitary
transformation implemented by (G′, I ′, O′) by UG′ . Then
from UG′ ∝
⊗
v∈OC 〈+αv |G′〉, we have⊗
{u,v}/∈Ph
〈+|u′〈+|v′UG′ |+〉u′ |+〉v′
∝
⊗
{u,v}/∈Ph
〈+|u′〈+|v′
⊗
v∈OC
〈+αv |G′〉|+〉u′ |+〉v′ . (26)
Since all the projectors commute, we can perform the
projector |+〉〈+| on the ancilla qubits first. Using the
relation
C˜Zu;v ∝ 〈+|u′〈+|v′C˜Zu;u′C˜Zu′;v′C˜Zv′;v|+〉u′ |+〉v′
(∀{u, v} /∈ Ph),
we have⊗
{u,v}/∈Ph
〈+|u′〈+|v′
⊗
v∈OC
〈+αv |G′〉|+〉u′ |+〉v′
∝
⊗
{u,v}/∈Ph
〈+|u′〈+|v′
⊗
v∈OC
〈+αv |C˜Zu;u′C˜Zu′;v′C˜Zv′;v|G′ ∩ Ph〉|+〉u′ |+〉v′
∝
⊗
v∈OC
〈+αv |G〉,
namely, the graph G′ now returns to the original graph
G. Thus if the ancilla qubits of UG′ are prepared in |+〉
and the final measurements post-select the final states to
be |+〉, the unitary transformation implemented by the
measurement pattern on (G, I,O) is also implemented in
this post-selected way.
The definition of an acausal gate by Eq. (25) is equiv-
alent to the BSS-type CTC [21, 22] (FIG. 12). The CZ-
gate appearing on the left side circuit of FIG. 12 acts
on two-qubits where one of the qubits has returned from
a future to its past. Acausal CZ-gates defined by the
circuit presented on the left side picture of FIG. 12 also
appear in Ref. [20].
Although the acausal circuit is transformed into an or-
dinary circuit without acausal gates, it cannot be imple-
mented deterministically since the circuit includes post-
selection of measurement results. However we will show
FIG. 12. The equivalent circuit representations for the
acausal CZ-gates given by FIG. 11. The proof of the equiv-
alence of the circuits presented in the right hand side and in
the right hand side circuit of FIG. 11 is given in Appendix A.
that it is possible to transform the circuit to an ordinary
deterministically implementable circuit by taking further
transformations.
Next lemma shows that a further transformation on
the acausal circuit equivalent to the transformation we
have applied on the graph in Eq. (17) is possible.
Lemma VII.2 Let us denote an acausal circuit obtained
by applying the SPT on an open graph G by CGspt. Then
the following identity holds for a sequence of open graphs
{Gi} defined by Eq. (18) up to a normalization factor:
CXh(vi);gV (vi)⊕h(vi)C
Gi−1
spt = C
Gi
spt. (27)
Proof) We first replace the CNOT-gates appearing
on the left hand side of Eq. (27) with acausal CNOT-
gates. We shift the position of the target of these acausal
CNOT-gates backwards in time, until all the acausal
CNOT-gates are changed to acausal CZ-gates by the cir-
cuit identity presented in FIG. 13(b).
The target of a CNOT-gate acting on v(∈ gV (vi) ⊕
h(vi)) first hits the (acausal) CZ-gates corresponding to
non-path edges incident from the vertex v.
process 1: By commuting the acausal CNOT-gate and
these (acausal) CZ-gates, new (acausal) CZ-gates
are created between h(vi) and N(v)\h−1(v), using
the circuit identity presented in FIG. 13(c).
process 2: Further commuting the acausal CNOT-gate
with J(αv), it changes to an acausal CZ-gate using
the circuit identity presented in FIG. 13(b).
By process 1 and process 2, the acausal CNOT-gate
is transformed to
ACCZh(vi)!!;N(v)\h−1(v)!!ACCZh(vi)!!;h−1(v)!!
∝ ACCZh(vi)!!;N(v)!!.
This holds since two acausal CZ-gates acting on the same
pair of positions are canceled by the circuit identity pre-
sented in FIG. 13(d). If we perform these transforma-
tions for all the CNOT-gates appearing on the left hand
12
side of Eq. (27), the CNOT-gates transform∏
v∈gV (vi)⊕h(vi)
ACCZh(vi)!!;N(v)!!
=
∏
v∈gV (vi)
ACCZh(vi)!!;N(v)!!ACCZh(vi)!!;N(h(vi))!!
∝ ACCZh(vi)!!;Odd(gV (vi))\vi!!ACCZh(vi)!!;N(h(vi))\vi!!.
(28)
The final line holds since even number of acausal CZ-
gates acting on the same pairs of positions are canceled
by the circuit identity presented in FIG. 13(d). The last
term ACCZh(vi)!!;N(h(vi))\vi!! cancels all (acausal) CZ-
gates incident from vi!!. New (acausal) CZ-gates are cre-
ated by the first term ACCZh(vi)!!;Odd(gV (vi))\vi!!. These
transformations directly correspond to the transforma-
tion from Gi−1 to Gi given by Eq. (18).
Now we present how to transform acausal circuits into
ordinary circuits by using Lemma VII.2. An example
is shown in FIG. 15 where an acausal circuit obtained
from the open graph presented in FIG. 2 is transformed
to an ordinary circuit presented in FIG. 14(b). Since a
sequence of two CNOT-gates acting on the same qubits
are equivalent to an identity gate,
C
Gi−1
spt
= CXh(vi);gV (vi)⊕h(vi)CXh(vi);gV (vi)⊕h(vi)C
Gi−1
spt
= CXh(vi);gV (vi)⊕h(vi)C
Gi
spt.
(29)
We start from CG
′
spt and repeat this transformation. We
finally obtain an acausal circuit for CGnspt followed by a
set of CNOT-gates:
CG
′
spt = CXh(v1);gV (v1)⊕h(v1)C
G1
spt
= ...
= CXgV (v1)⊕h(v1)...CXh(vn);gV (vn)⊕h(vn)C
Gn
spt .
(30)
Since there exists flow between the last two layers of Gn,
all acausal CZ-gates in CGnspt can be changed into ordinary
CZ-gates (FIG. 13(a)). The unitary map from V ≺1 to
O is now written as UOUspt. There is no acausal CZ-
gate connecting a position in Uspt and a position in the
acausal circuit of the following layer, therefore we can
perform the same transformation on the following layer
independently.
Lemma VII.2 shows the equivalence between the trans-
formations on a graph and that on the acausal circuit. If
two CZ-gates act on the same pair of vertices on the
graph, they cancel each other. The analogue of this can-
celation on the acausal circuit is the identity presented
in FIG. 13(d). Despite the fact that we have defined
the acausal circuit including ancillas and post-selection,
the transformation shows that all acausal gates cancel in
this case and deterministic implementation of a unitary
transformation is possible.
FIG. 13. The circuit identity satisfied by the acausal gates.
The acausal gates are labeled “ac.” The acausal CNOT-gate
is defined as the acausal CZ-gate sandwiched by Hadamard
gates. The proof of these identities is given in Appendix A
.
FIG. 14. (a) An open graph transformed according to Eq. (17)
from the graph given by FIG. 2 . The extra CNOT-gate must
act on the qubits o1 and o2. (b) The circuit decomposition
obtained by our method in Sec. IV.
VIII. DEPTH COMPRESSION AND ACAUSAL
CIRCUITS
In Section V, we have shown that the unitary transfor-
mation implemented by the measurements on qubits in a
single layer of gflow is written as a parallelized J-gates fol-
lowed by a sequence of Clifford gates. Any unitary trans-
formation that is written in this form is implemented
in a constant quantum depth by the measurement pat-
tern. This is in contrast to a variation of quantum circuit
model where classically controlled operations depending
on measurement outcomes are not included. Generally,
in such a model, the quantum depth depends on the sys-
tem size.
In this section, we show how the acausal circuit ob-
tained by directly applying the SPT expresses the depth
compression by extending the definition of the tempo-
ral ordering of gates. The acausal gates are regarded as
shorthands for circuits implementing gate-teleportation
[23], in this section. With the aid of ancilla qubits and
post-selection, this circuit can be interpreted to have a
power equivalent to sending quantum states back into the
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FIG. 15. (a) The acausal circuit representation for a unitary
transformation implemented by the measurement pattern on
the open graph presented in FIG. 2. We choose the edges
(i2, o1) and (i3, o1) as the acausal CZ-gates. (b) Applying I =
CNOT ·CNOT on the control qubit h(i1) = o1, and the target
qubit gV (i1)\h(i1) = {o3}. (c) Shifting the position of the
acausal CNOT-gate before the J-gate through the CZ-gate.
(d) Shifting the position of the acausal CNOT-gate through
the J-gate. It is changed to an acausal CZ-gate. By cancelling
the pairs of acausal CZ-gates according to the circuit identity
given in FIG. 13(d), this acausal circuit is transformed to the
circuit presented in FIG. 14(b).
past, from where the computation continues again. The
condition of post-selection is circumvented by applying
suitable correction operators depending on the outcomes
of the Bell measurement in gate-teleportation.
A. Gate-teleportation
Let us describe how to parallelize unitary transforma-
tions and probabilistically compress the quantum depth
by using a post-selection version of the gate-teleportation
protocol [23]. We first review the gate-teleportation pro-
tocol for this purpose. Consider a one-qubit circuit rep-
resenting two unitary transformations U and U′ applied
on a single Hilbert space labeled A in a sequence (see
Fig. 16(a)). The unitary transformation U′A must be ap-
plied after the gate UA for implementing a unitary trans-
formation U′U on a state on A.
With the aid of spatial resources, namely, ancilla
qubits, we construct another circuit where U and U′ are
applied on different qubits in parallel but the ordered
sequence of unitary transformations U′U is still imple-
mented. Consider a circuit that has three-qubits labeled
by A, B and C, depicted in Fig. 16(b). The initial state
of qubits B and C is prepared in a maximally entan-
gled state |Ψ〉BC := CZBC |+〉B|+〉C . After perform-
ing unitary transformation U on qubit A, qubits A and
B are measured in a basis {CZ|sA〉A|sB〉B}sA,sB∈{+,−}.
This measurement is called the Bell measurement. A
Pauli correction operator PC(sA, sB) depending on the
measurement outcome is applied on qubit C, where
FIG. 16. (a) A circuit to implement a unitary transforma-
tion U′U. The unitary transformations U and U may consist
of sequences of gates. (b) A circuit obtained by inserting a
teleportation between U and U′ presented in (a). The Half-
ellipsoids at the left and right end of wires represent a prepa-
ration of maximally entangled state and a Bell measurement,
respectively. The white box labeled “P” represents the Pauli
correction operator. This is a circuit representation of the
sequence of operations presented in Eq. (31). (c) The cir-
cuit representation of the sequence of operations presented in
Eq. (32). (d) A circuit obtained by assuming post-selection
in the Bell measurement in the circuit presented in (c). The
curved wire is an abbreviation of the post-selected teleporta-
tion similarly to the curved wire presented in Fig. 12. This
abbreviation is motivated by the fact that quantum states can
be sent “back in time” by post-selected teleportation.
PC(+,+) = IC (do nothing), PC(+,−) = XC ,
PC(−,−) = YC and PC(−,+) = ZC . Finally the unitary
transformation U′ is performed on qubit C. In short, af-
ter UA, we perform a quantum teleportation from A to
C, followed by U′C . An initial state |φ〉A|Ψ〉BC is trans-
formed to
U′CPC(sA, sB)〈sA|〈sB|UA|Ψ〉BC |φ〉A =
1
2
U′CUC |φ〉C ,
(31)
namely, apart from the difference on the Hilbert space
where the output state is obtained, the circuit presented
in Fig. 16(b) implements the same unitary transforma-
tion as the circuit presented in Fig. 16(a).
In this form, we still have to perform U′C after UA,
since P ′C(sA, sB) must be performed after the outcome
(sA, sB) is obtained by the measurement on qubits A
and B. However, we can rewrite (31) as
L. H. S of (31) =
U′CPC(sA, sB)U
′−1
C 〈sA|〈sB|CZABU′CUA|Ψ〉BC |φ〉A.
(32)
On the right hand side of Eq. (32), UA and U
′
C
is applied in parallel, before the correction operator
U′CPC(sA, sB)U
′−1
C (see Fig. 16(c)). In general, the quan-
tum depth for implementing U′CPC(sA, sB)U
′−1
C may be
greater than that for implementing U′C . Thus the quan-
tum depth is not necessarily reduced in spite of the uni-
tary transformations U and U′ are parallelized.
If the measurement result is post-selected to give
(sA, sB) = (+,+), there is no need for the correction, and
the quantum depth for implementing U′U is reduced by
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parallelizing U and U′. In this post-selected branch, the
teleportation represents a map that can be interpreted to
send a quantum state “back in time”, in the same way
as in the interpretation of the BSS-type CTC [21, 22].
The argument of this interpretation is given as follows.
Consider a case where U = U′ = I and we perform a
measurement in an arbitrary basis {〈ϕ|m}m∈M on the
output state obtained in C before the input state |φ〉A is
prepared. The probability to obtain measurement result
m′ is
4||〈+|A〈+|BCZAB|φ〉A〈ϕ|m′ |Ψ〉BC ||2
= 4||〈ϕ|m′〈+|A〈+|BCZAB|φ〉A|Ψ〉BC ||2
= ||〈ϕ|m′ |φ〉A||,2 (33)
in the post-selected branch. This equality implies that
the probability distribution of the measurement per-
formed on C before the preparation of state |φ〉A is equal
to the probability distribution of the measurement per-
formed on state |φ〉A. This is equivalent to saying that
the state |φ〉A is sent back in time, since the basis of
the measurement is arbitrary. From this perspective,
the teleportation protocol can be interpreted to reduce
the quantum depth by sending the quantum state into
the past and allowing the computation to continue again
from there.
Using the notation introduced for representing the
BSS-type CTC, a circuit for sending a quantum state
back in time should be depicted by a curved wire as rep-
resented in Fig. 16(d). Note that this expression indicates
that the Hilbert spaces described by qubits A and C are
considered to be the Hilbert spaces of an identical qubit
at two different temporal positions, instead of the Hilbert
spaces of the two spatially different qubits existing at the
same time.
The definition of the partial ordering of gates included
in a circuit with such curved wires must be extended
from that defined on an ordinary circuit. In a circuit
without curved wires, the partial ordering g1 ≤ g2 be-
tween gates g1 and g2 applied on the same qubit is de-
fined when g2 is performed after g1. Quantum depth of
a circuit without curved wires is then defined as the the
maximum number of gates included in any sequence of
gates g1, g2, ..., gn such that gi ≤ gi+1. To define the
partial ordering on gates included in circuits with curved
wires, we have to reconsider how to define a situation to
describe a gate g2 is performed after g1. Consider a cir-
cuit depicted in Fig. 17. Three gates g1, g2 and g3 are
performed sequentially, and the state is sent back from
the time represented by a dotted line to the time repre-
sented by a dashed line, and then gates g′2, g
′
3 and g4 are
applied in a sequence. Partial orderings g1 ≤ g2 ≤ g3
and g′2 ≤ g′3 ≤ g4 should be defined as usual. Let us as-
sume the time represented by the dotted line is just after
g3 and just before g4, and the time represented by the
dashed line is just after g1 and just before g
′
2. Thus par-
tial orderings g1 ≤ g′2 and g3 ≤ g4 are defined by using
the time represented by the dashed and the dotted lines
as intermediaries, respectively. However there should be
FIG. 17. (color online) A circuit which has extended temporal
ordering of gates. The white boxes labeled by gi represent
quantum gates. At the time represented by a dotted line,
the state is sent back in to the time represented by a dashed
line. The partial ordering of gates in this circuit is defined by
g1 ≤ g2 ≤ g3 ≤ g4 and g1 ≤ g
′
2 ≤ g
′
3 ≤ g4.
no partial ordering between g3 and g
′
2. Extending the
definition of partial ordering in this way, quantum depth
of a circuit with curved wires is defined in the same way
to that for a circuit without curved wires.
Parallelization of unitary transformations is to remove
the partial ordering between the unitary transformations
by using curved wires. From this perspective, the telepor-
tation protocol reduces the quantum depth by extending
the definition of temporal ordering of gates.
Of course post-selection is probabilistic. The telepor-
tation protocol for sending the quantum state back in
time, or equivalently, the operation represented by the
circuit with curved wires, cannot be deterministically im-
plemented in quantum mechanics in general. However
in some cases, we can deterministically simulate it by
applying appropriate correction operators. If the correc-
tion U′CP
′
C(s)U
′−1
C is implementable more efficiently than
applying U′ or U, it is possible to reduce the quantum
depth without assuming post-selection. For example, if
U′ consists of a sequence of Clifford gates, U′CP
′
C(s)U
′−1
C
is equivalent to a Pauli operator whose quantum depth
is one. Thus the quantum depth for implementing the
circuit obtained by parallelizing J-gates as in Sec. V can
be reduced to c ∗ d, where c and d denotes a constant
and the depth of gflow, respectively. As we will see in
the next subsection, there are non-Clifford unitary trans-
formations that change certain Pauli correction opera-
tors into other Pauli operators, and these transforma-
tions are relevant to the quantum depth of patterns with
gflow. Note that the gate-teleportation protocol reduces
the quantum depth by using additional ancillary systems
and classically controlled operations.
B. Depth compression described by acausal gates
In this subsection, we apply the mechanism of depth
compression presented in the previous subsection to the
acausal circuits obtained by directly applying the SPT on
measurement patterns with gflow. It is possible to reduce
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FIG. 18. (a) An acausal circuit description of the circuit de-
composition presented in Fig. 9(a). (b) An equivalent circuit
with curved wires obtained after representing the acausal CZ-
gates by using a circuit to represent the BSS-type CTC. (c)
A circuit to implement the unitary transformation described
by the circuit presented in (a) and (b) deterministically, by
employing Pauli corrections depending on the measurement
outcomes of the Bell measurements. The white boxes labeled
by P represent Pauli operators. (The sequence of CZ-gates
should be parallelized by other gate-teleportations not de-
picted here.)
the quantum depth of certain types of gate sequences
including J-gates, which are not Clifford in general. Pauli
Z operator changes to Pauli X operator by the conjugate
action of a J-gate. This allows us to reduce the quantum
depth of a circuit decomposition obtained by applying
the SPT on the measurement pattern implemented in
the last two layers of Gn defined in Eq. (18) (ex. the
circuit presented in Fig. 9(a)). Note that the open graph
constituting of the vertices of last two layers of Gn has a
gflow with its depth one.
The acausal CZ-gates describe the depth compression
of circuits of this type through its equivalent description
by the curved wires. Consider again the circuit depicted
in Fig. 9(a). The acausal circuit description of this cir-
cuit presented in FIG. 18(a) is equivalent to the circuit
with curved wires presented in FIG. 18(b), which can be
deterministically simulated by performing suitable Pauli
corrections as presented in FIG. 18(c). The circuits pre-
sented in Fig. 18(a), (b) and (c) show that J-gates are
applied in parallel by considering the extended temporal
ordering of the gates. Thus circuits with acausal CZ-
gates, not only represent the unitary transformation im-
plemented by the original pattern, but also capture the
extended temporal ordering of gates after parallelizing
gates by the gate-teleportation protocol.
This example shows that a class of unitary transforma-
tions implemented by acausal circuits and circuits with
curved wires in constant quantum depth can be deter-
ministically implemented by measurement patterns and
circuits simulating the curved wires by gate-teleportation
protocol, also in constant quantum depth. Of course this
does not necessarily hold for all unitary transformations,
since it may take a large quantum depth for applying cor-
rection operators in gate-teleportation protocols in gen-
eral. The examples presented in Fig. 18 and 19 indicate
FIG. 19. (a) An acausal circuit equivalent to the one pre-
sented in Fig. 10(c) obtained after representing the acausal
CZ-gates by using a circuit to represent the BSS-type CTC.
(b) A circuit to implement the unitary transformation de-
scribed by the circuit presented in (a) deterministically, by
employing Pauli corrections depending on the outcomes of the
Bell measurements. The white boxes labeled “P” represent
Pauli correction operators.
several unitary transformations and their acausal circuit
representations are given by simply applying the direct
SPT on measurement patterns with gflow.
IX. CONCLUDING REMARKS
In this work, we have constructed two methods to
translate a unitary transformation implemented by a
measurement pattern on a graph with gflow to its cir-
cuit representation to analyze the trade-off relationship
of the spatial and temporal resources in MBQC. The first
method is a generalization of the method presented in
Ref. [19] and is also an extended version of the method
proposed in Ref. [12]. We have divided an open graph
with gflow into layers, and transformed each layer into an
open graph with flow followed by a sequence of CNOT-
gates. The unitary transformation implemented by the
measurements on each layer is thus written by the part
obtained by the SPT and the sequence of CNOT-gates.
We also transformed the SPT part into a circuit con-
sisting of a sequence of Clifford gates and parallelized
J-gates. The resulting circuit exhibits that the depth of
gflow corresponds to the depth calculated by a special
version of quantum circuit model where any sequence of
Clifford gates is regarded to be implemented in constant
depth.
In the second translation method, a measurement pat-
tern is translated via an acausal circuit including acausal
gates obtained by directly applying the SPT on a graph
with gflow but no flow. We defined these acausal gates
in terms of post-selection. Based on this definition,
all acausal gates can be canceled by taking appropri-
ate transformations of the circuit. This leads to a well-
defined ordinary circuit representation for the measure-
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ment pattern, which is equivalent to the one obtained by
the first translation method.
Finally we have shown how the acausal circuits ob-
tained by directly applying the SPT on measurement
patterns with gflow express the depth compression by
introducing an extended definition of the temporal or-
dering of gates in their equivalent circuit representation
with curved wires. For deterministically simulating the
circuit with curved wires by using a gate-teleportation
protocol, appropriate correction operators depending on
the outcomes of the Bell measurements are required.
We conjecture that in order to lift the condition of
post-selection entirely from the acausal circuits, it is suf-
ficient to perform a single layer of Pauli corrections per
layer of J-gates according to the measurement outcomes
for implementing the acausal CZ-gates acting astride the
J-gates, as depicted in Fig. 18(c) and in Fig. 19. This
is because any part of an acausal circuit corresponding
to a single layer of gflow can be rewritten into a circuit
constituting of a single layer of J-gates and a sequence
of Clifford gates, and it suffices to perform a single layer
of Pauli corrections for parallelizing all the Clifford gates
included in the sequence. If this conjecture is true, the
quantum depth of the gate-teleportation protocol to im-
plement a gate-sequence corresponding to the measure-
ments on qubits in a single layer of gflow becomes con-
stant. This implies that all acausal circuits obtained by
directly applying the SPT on measurement patterns with
gflow can be simulated by the gate-teleportation protocol
with the depth equal to the depth of gflow.
Our formulation presents a way to understand the
trade-off relationship between the temporal and spatial
resources in quantum computation in terms of the ex-
tended temporal ordering of the acausal circuits. The
temporal resource, or quantum depth, of quantum com-
putation represented by MBQC is reduced from the ordi-
nary quantum circuit model by extending the definition
of the temporal ordering of gates. The spatial resource,
or an ancilla system, is required for simulating the ex-
tended temporal ordering by the gate-teleportation pro-
tocol. If our conjecture is true, this mechanism of the
trade-off relationship explains the depth compression of
MBQC. We leave the rigorous study of this conjecture
for future works.
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Appendix A: Proof of the circuit identities in
FIG. 13 and the equivalence of the circuits in
FIG. 11 and FIG. 12.
Once the acausal gates shown in FIG. 13 are replaced
by ordinary CZ-gates and CNOT-gates, the circuit iden-
tities presented in FIG. 13 are easily seen to hold. We
prove that these identities also hold for acausal gates.
The transformation method of circuits is depicted in
FIG. 20 to FIG. 24. There are two identities commonly
used in the translation method.
First, we can add and remove CNOT-gates when the
target qubit is prepared in |+〉 or post-selected to the
state |+〉, namely,
|+〉B|rest〉A = CXA;B|+〉B|rest〉A, (A1)
〈+|B〈rest|A = 〈+|B〈rest|ACXA;B, (A2)
where |rest〉 represents the state outside system B but
including system A.
Second, we use the following identity relation when
shifting positions of CNOT-gates through CZ-gates,
CZA;BCXC;B = CXC;BCZA;CCZA;B. (A3)
This identity relation appears when the acausal CNOT-
gate presented in FIG. 13(c) is replaced by an ordinary
CNOT-gate.
The circuit presented in FIG. 12 is transformed into
our definition of an acausal CZ-gate given in FIG. 11.
We again use Eqs. (A1) and (A2) and describe the trans-
formation shown in FIG. 25.
17
FIG. 20. (color online) A proof of the circuit identity pre-
sented in FIG. 13(a). The first equality is by Eq. (A1) and
the last equality is by Eq. (A2). The second and the third
equalities are by Eq. (A3). The shifts of the position of the
CNOT-gates in the second and third equalities are allowed
because the acausal gate acts at a single time. The proba-
bility to obtain the correct measurement result is always one
quarter.
FIG. 21. (color online) A proof of the circuit identity pre-
sented in FIG. 13(b). J-gate Jα is decomposed into a phase
gate Zα and Hadamard gate H .
Appendix B: Controlled stabilizer
We present a proof of Eq. (17): the controlled operator
C˜K(gV (vi))h(vi);W (vi) of K˜(gV (vi)) defined by Eq. (16)
also stabilizes the open graph state |G′〉φ.
First we prove that the operator K˜(gV (vi)) (vi ∈ V ≺1 )
defined by
K˜(gV (vi)) = X˜gV (vi)⊕h(vi)Z˜OddG′(gV (vi)⊕h(vi)) (B1)
is a stabilizer of |G′〉φ. From the anti-commutation rela-
tion XZ + ZX = 0,
(−1)NK˜(gV (vi)) =
∏
u∈gV (vi)⊕h(vi)
X˜uZ˜N(u),
where
N = |{(v1, v2) ∈ E| v1, v2 ∈ g(u)}|
holds and the right hand side is a stabilizer of |G′〉φ.
Since there are no edges between any pair of vertices in
gV (vi)⊕ h(vi) on G′, N = 0 in this case. It follows that
K˜(gV (vi)) is a stabilizer of |G′〉φ.
Let us exchange the order of C˜X included in
C˜K(gV (vi))h(vi);W (vi) and C˜Z constructing the open
graph state, by adding extra CZ-gates in a way presented
in FIG. 8(c). For any C˜Xh(vi);u (u ∈ gV (vi)⊕ h(vi)),
C˜Xh(vi);uE˜G′ = E˜G′C˜Zh(vi);NG′(u)C˜Xh(vi);u
= C˜Zh(vi);NG′(u)E˜G′C˜Xh(vi);u,
holds. Summing up for all u ∈ gV (vi)⊕ h(vi), we have
C˜Xh(vi);gV (vi)⊕h(vi)E˜G′
=
∏
u∈gV (vi)⊕h(vi)
C˜Zh(vi);NG′(u)E˜G′C˜Xh(vi);gV (vi)⊕h(vi)
= C˜Zh(vi);OddG′(gV (vi)⊕h(vi))E˜G′C˜Xh(vi);gV (vi)⊕h(vi).
The newly created CZ-gates are identical to those ap-
pearing in C˜K(gV (vi))h(vi);W (vi). Thus if we apply
C˜K(gV (vi))h(vi);W (vi) on |G′〉φ = E˜G′ |+〉IC |φ〉I , it yields
C˜K(gV (vi))h(vi);W (vi)E˜G′ |+〉IC |φ〉I
= E˜G′C˜Xh(vi);gV (vi)⊕h(vi)|+〉IC |φ〉I , (B2)
where CZ-gates are canceled. Since gV (vi)⊕h(vi)∩I = ∅,
the target side of CNOT-gates in Eq. (B2) all act on |+〉
states. From Eq. (A1), these CNOT-gates are eliminated
to derive
C˜K(gV (vi))h(vi);W (vi)|G′〉φ = |G′〉φ.
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